

2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 2002 2001 2000 1999 1998 1997 1996 1995 1994 1993 1992 1991 1990 1989 1988 1987 1986 1985 1984 1983 1982 1981 1980 1979 1978 1977 1976 1975 1974 1973 1972 1971 1970 1969 1968 1967 1966 1965 1964 1963 1962 1961 1960 1959 1958 1957 1956 1955 1954 1953 1952 1951 1950 1949 1948 1947 1946 1945 1944 1943 1942 1941 1940 1939 1938 1937 1936 1935 1934 1933 1932 1931 1930 1929 1928 1927 1926 1925 1924 1923 1922 1921 1920 1919 1918 1917 1916 1915 1914 1913 1912 1911 1910 1909 1908 1907 1906 1905 1904 1903 1902 1901 1900 1899 1898 1897 1896 1895 1894 1893 1892 1891 1890 1889 1888 1887 1886 1885 1884 1883 1882 1881 1880 1879 1878 1877 1876 1875 1874 1873 1872 1871 1870 1869 1868 1867 1866 1865 1864 1863 1862 1861 1860 1859 1858 1857 1856 1855 1854 1853 1852 1851 1850 1849 1848 1847 1846 1845 1844 1843 1842 1841 1840 1839 1838 1837 1836 1835 1834 1833 1832 1831 1830 1829 1828 1827 1826 1825 1824 1823 1822 1821 1820 1819 1818 1817 1816 1815 1814 1813 1812 1811 1810 1809 1808 1807 1806 1805 1804 1803 1802 1801 1800 1799 1798 1797 1796 1795 1794 1793 1792 1791 1790 1789 1788 1787 1786 1785 1784 1783 1782 1781 1780 1779 1778 1777 1776 1775 1774 1773 1772 1771 1770 1769 1768 1767 1766 1765 1764 1763 1762 1761 1760 1759 1758 1757 1756 1755 1754 1753 1752 1751 1750 1749 1748 1747 1746 1745 1744 1743 1742 1741 1740 1739 1738 1737 1736 1735 1734 1733 1732 1731 1730 1729 1728 1727 1726 1725 1724 1723 1722 1721 1720 1719 1718 1717 1716 1715 1714 1713 1712 1711 1710 1709 1708 1707 1706 1705 1704 1703 1702 1701 1700 1699 1698 1697 1696 1695 1694 1693 1692 1691 1690 1689 1688 1687 1686 1685 1684 1683 1682 1681 1680 1679 1678 1677 1676 1675 1674 1673 1672 1671 1670 1669 1668 1667 1666 1665 1664 1663 1662 1661 1660 1659 1658 1657 1656 1655 1654 1653 1652 1651 1650 1649 1648 1647 1646 1645 1644 1643 1642 1641 1640 1639 1638 1637 1636 1635 1634 1633 1632 1631 1630 1629 1628 1627 1626 1625 1624 1623 1622 1621 1620 1619 1618 1617 1616 1615 1614 1613 1612 1611 1610 1609 1608 1607 1606 1605 1604 1603 1602 1601 1600 1599 1598 1597 1596 1595 1594 1593 1592 1591 1590 1589 1588 1587 1586 1585 1584 1583 1582 1581 1580 1579 1578 1577 1576 1575 1574 1573 1572 1571 1570 1569 1568 1567 1566 1565 1564 1563 1562 1561 1560 1559 1558 1557 1556 1555 1554 1553 1552 1551 1550 1549 1548 1547 1546 1545 1544 1543 1542 1541 1540 1539 1538 1537 1536 1535 1534 1533 1532 1531 1530 1529 1528 1527 1526 1525 1524 1523 1522 1521 1520 1519 1518 1517 1516 1515 1514 1513 1512 1511 1510 1509 1508 1507 1506 1505 1504 1503 1502 1501 1500 1499 1498 1497 1496 1495 1494 1493 1492 1491 1490 1489 1488 1487 1486 1485 1484 1483 1482 1481 1480 1479 1478 1477 1476 1475 1474 1473 1472 1471 1470 1469 1468 1467 1466 1465 1464 1463 1462 1461 1460 1459 1458 1457 1456 1455 1454 1453 1452 1451 1450 1449 1448 1447 1446 1445 1444 1443 1442 1441 1440 1439 1438 1437 1436 1435 1434 1433 1432 1431 1430 1429 1428 1427 1426 1425 1424 1423 1422 1421 1420 1419 1418 1417 1416 1415 1414 1413 1412 1411 1410 1409 1408 1407 1406 1405 1404 1403 1402 1401 1400 1399 1398 1397 1396 1395 1394 1393 1392 1391 1390 1389 1388 1387 1386 1385 1384 1383 1382 1381 1380 1379 1378 1377 1376 1375 1374 1373 1372 1371 1370 1369 1368 1367 1366 1365 1364 1363 1362 1361 1360 1359 1358 1357 1356 1355 1354 1353 1352 1351 1350 1349 1348 1347 1346 1345 1344 1343 1342 1341 1340 1339 1338 1337 1336 1335 1334 1333 1332 1331 1330 1329 1328 1327 1326 1325 1324 1323 1322 1321 1320 1319 1318 1317 1316 1315 1314 1313 1312 1311 1310 1309 1308 1307 1306 1305 1304 1303 1302 1301 1300 1299 1298 1297 1296 1295 1294 1293 1292 1291 1290 1289 1288 1287 1286 1285 1284 1283 1282 1281 1280 1279 1278 1277 1276 1275 1274 1273 1272 1271 1270 1269 1268 1267 1266 1265 1264 1263 1262 1261 1260 1259 1258 1257 1256 1255 1254 1253 1252 1251 1250 1249 1248 1247 1246 1245 1244 1243 1242 1241 1240 1239 1238 1237 1236 1235 1234 1233 1232 1231 1230 1229 1228 1227 1226 1225 1224 1223 1222 1221 1220 1219 1218 1217 1216 1215 1214 1213 1212 1211 1210 1209 1208 1207 1206 1205 1204 1203 1202 1201 1200 1199 1198 1

§

The present invention relates to an ATM (asynchronous transfer mode) switching system, and more particularly, to an ATM cell transmitting/receiving device using an AAL2 (ATM adaptation layer 2).

10

15

20

25

1

Sub a2
The controlling unit 5 write a control data of the SAR controller 2 in the SRAM 4 and inserts and clear input/output data of the CAM 8 when a call is connected and released.

The first buffer unit 6 temporarily stores an ATM cell outputted from the SAR controller 2 and the control logic 7, and the second buffer unit 9 temporarily stores an ATM cell to be transmitted to an ATM network (not shown) or an ATM cell received from the ATM network.

The operation of the ATM cell transmitting/receiving device in accordance with the conventional art constructed as described above will now be explained with reference to the accompanying drawings.

1) ATM cell transmitting operation

Sub a3
When a call is connected, a time slot data switched by the time switch 1 are sequentially stored in the SRAM 4 through the SAR controller 2 and the buffer 3.

Once 256 time slot data are stored in the SRAM 4, the SAR controller 2 reads again the time slot data stored in the SRAM 4 to form an ATM cell. That is, the SAR controller 2 assembles the time slot data to an ATM cell by using a AAL1 protocol, attaches a time slot number to a header of the assembled ATM cell, and outputs it to the first buffer unit 6. Accordingly, 53-byte ATM cells are sequentially stored in the first buffer unit 6.

The control logic 7 reads the time slot number of the ATM cell header from the first buffer unit 6 and outputs it to the CAM 8.

Sub a4
The CAM 17 outputs the VPI/VCI corresponding to the input time slot number to the control logic 7 on the basis of the VPI/VCI information and the time

slot number provided from the controlling unit 5 when a call is connected.

Sub 95 → Accordingly, the control logic 7 substitutes the time slot number with the VPI/VCI read from the CAM 17, reads a payload of the ATM cell from the first buffer unit 6 and stores it in the second buffer unit 9.

5 Thereafter, at the time when the 53 byte ATM cell is wholly stored, the second buffer unit 9 transmits the completed ATM cell to the ATM network.

2) ATM cell receiving operation

10 The ATM cell transmitted through the ATM network is stored in the second buffer unit 9. When the 53-byte ATM cell is stored, the control logic 7 reads the VPI/VCI of the ATM cell header from the second buffer unit 9 and outputs it to the CAM 8, and receives a time slot number matching with the corresponding VPI/VCI from the CAM 8.

15 Accordingly, the control logic 7 substitutes the VPI/VCI with the time slot number read from the CAM 17, reads the payload of the ATM cell from the second buffer unit 9 and stores it in the first buffer unit 6.

When the ATM cell is stored in the first buffer unit 6, the SAR controller 2 segments the ATM cell payload to a time slot data by using the AAL1 protocol and stores it in the SRAM 4 through the buffer 3.

20 Thereafter, when 256 time slot data are all stored in the SRAM 4, the SAR controller 2 reads the 256 time slot data from the SRAM 4 and outputs them to the time switch 1.

25 In this manner, the conventional ATM cell transmitting/receiving device converts the time slot data to the ATM cell or the ATM cell to the time slot data by using the AAL1 protocol.

However, since the AAL1 allocates only one time slot to one VPI/VCI, and especially, in case of an idle data, it occupies a channel, so that bandwidth efficiency of the ATM network is degraded.

5 SUMMARY OF THE INVENTION

Therefore, an object of the present invention is to provide an ATM cell transmitting device of an ATM switching system which is capable of multiplexing a plurality of time slots in a single VPI/VCI by using an AAL2 protocol, thereby
10 improving a bandwidth efficiency of an ATM network.

Another object of the present invention is to provide an ATM cell transmitting device of an ATM switching system which is capable of preventing a transmission delay of an ATM cell.

Subs a.6 Still another object of the present invention is to provide an ATM cell
15 receiving device of an ATM switching system which is capable of demultiplexing a CPS packet having different CIDs in a single ATM cell, to a plurality of time slots.

Yet another object of the present invention is to provide an ATM cell transmitting device of an ATM switching system which is capable of converting a plurality of ATM cells having a random VPI/VCI to a time slot, thereby improving a
20 bandwidth efficiency of an ATM network.

To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described herein, there is provided an ATM cell transmitting device of an ATM switching system including: a time slot input unit for switching a plurality of time slots; a packet
25 processing unit for receiving the switched time slot data and forming a CPS

packet; a CAM for receiving header information of the CPS packet and outputting the ATM buffer number; an ATM cell transmitting unit for storing the data of the CPS packet according to the ATM buffer number outputted from the CAM, to form ATM cells; and a controlling unit for performing a general controlling operation.

To achieve the above objects, there is also provided an ATM cell transmitting device of a switching system including: an ATM cell receiving unit for extracting a CPS packet from a received ATM cell and storing it according to an ATM buffer number; a packet processing unit for converting header information of the extracted CPS packet and the ATM buffer number outputted from the ATM cell receiving unit into a time slot number and storing a payload of the CPS packet according to the converted time slot number; and a time slot output unit for demultiplexing the payload of the CPS packet outputted from the packet processing unit to a plurality of time slots and outputting the same.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

In the drawings:

Figure 1 is a schematic block diagram of an ATM cell transmitting/receiving device of an ATM switching system using an AAL1 in accordance with a conventional art;

Figure 2 is a schematic block diagram of an ATM cell transmitting device

of an ATM switching system using an AAL2 in accordance with the present invention;

Figure 3 is a view showing a structure of an AAL2 CPS packet of Figure 2 in accordance with the present invention;

5 Figure 4 is a view showing a structure of an ATM layer cell of Figure 2 in accordance with the present invention;

Figure 5 is a schematic block diagram of an ATM cell receiving device of the ATM switching system using an AAL2 in accordance with the present invention; and

10 Figure 6 is a view showing a structure of an AAL2 CPS packet of Figure 5 in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

Figure 2 is a schematic block diagram of an ATM cell transmitting device of an ATM switching system using an AAL2 in accordance with the present invention.

20 As shown in the drawing, an ATM cell transmitting device in accordance with the present invention includes a controlling unit 10; a time slot input unit 20 for switching and multiplexing a plurality of time slots; a packet processing unit 30 for attaching a packet header to the time slot data multiplexed by the time slot input unit 20, to form a CPS packet; a CAM 40; an ATM cell transmitting unit 50 for
25 combining an output of the packet processing unit 30 and an output of the CAM 40

with an ATM header, to form an ATM cell; and a timer 60 for setting a transmission time of the ATM cell stored in the ATM cell transmitting unit 50.

The controlling unit 10 outputs a control data when a call is connected and released.

Subs a 7
The time slot input unit 200 includes a time switch 21 for switching a 64Kbps time slot, an input buffer unit 22 having N number of small capacity of buffers (buffer 0 ~ buffer N) for storing N number of time slot data outputted from the time switch 20; and a multiplexer (MUX) 22 for searching the N number of small capacity of buffers (buffer 0 ~ buffer N) and selectively outputting a time slot data stored in an effective buffer .

The packet processing unit 30 includes a packet header storing unit 31 for storing a 3-byte CPS packet header by time slot, and a CPS packet buffer 32 for storing the CPS packet header outputted from the packet header storing unit 31 and the output data of the MUX 23, to form a CPS packet.

The CAM 40 stores the ATM buffer number corresponding to the time slot number/CID in a look-up table form.

The ATM cell transmitting unit 50 includes an ATM buffer unit 51 having ATM buffers (ATM buffer 0 ~ ATM buffer N), for storing the CPS packet outputted from the packet processing unit 30 according to the ATM buffer number outputted from the CAM 40, an ATM header generating unit 52 for storing 5-byte ATM header, and a transmitting buffer 53 for combining the output of the ATM buffer unit 51 and the output of the ATM header generating unit 52, to form a 53-byte ATM cell.

The operation of the ATM cell transmitting device of an ATM switching system in accordance with the present invention constructed as described above

will now be explained with the accompanying drawings.

In initializing, the controlling unit 10 puts the first byte of every buffer of the input buffer unit 22 in an invalid state.

Subs 98
5 When a call is connected, 1024 time slot data switched by the time switch 21 are stored in buffers (buffer 0 ~ buffer 1023) by numbers, the controlling unit 10 puts the first byte of the effective buffers storing the time slot data in a valid state.

09745345-125600
10 And, the controlling unit 10 writes the CPS-packet header in the packet header storing unit 31 into an input time slot unit and writes the ATM buffer number corresponding to the time slot number/CID into the CAM 40. Besides, the controlling unit 10 writes a VPI/VCI matching the ATM buffer number of the CAM 400 into the ATM header generating unit 52, and sets a time-out time of the timer 600.

15 The multiplexer (MUX) 23 scans periodically the state of buffers (buffer 0 ~ buffer 1023) to check whether the first byte of each buffer is valid. In case that the first byte is valid, the multiplexer 23 outputs a CPS packet header corresponding to the effective buffer number from the packet header storing unit 31 to the CPS packet buffer 32.

20 Accordingly, the CPS packet buffer 32 sequentially stores the outputs of the packet header storing unit 31 and of the multiplexer 23 and forms a CPS packet as shown in Figure 3.

Subs 99
25 The CPS packet header includes a time slot field, a channel identifier (CID) field for identifying a plurality of users in a single virtual channel (VC), a length identifier (LI) field for representing the size of an effective load of a CPS packet, a user-to-user indication field for discriminating CPS user and a network manager, and a header error control (HEC) field for correcting an error of a CPS

packet header.

Subs all
In addition, a CPS-INFOR forming a CPS packet payload is a time slot data outputted from the multiplexer 23, the length of which is allocated by the controlling unit 10.

5 The CPS packet buffer 32 reads the time slot number of the first and the second bytes of each CPS packet and the CID of the third byte, and outputs them to the CAM 40. Then, the CAM 40 outputs an ATM buffer number corresponding to the inputted time slot number and the CID. Consequently, the CPS packet data outputted from the CPS packet buffer 32 is stored in the ATM buffer unit 51
10 according to the ATM buffer number outputted from the CAM 40. Accordingly, by implementing a look-up table of the CAM 40 in a manner that different time slot numbers and CIDs are allocated for the same ATM buffer numbers, a plurality of time slots can be multiplexed with a single ATM buffer.

The transmitting buffer 53 receives 48 byte data from the ATM buffer unit
15 51 and 5 byte ATM header from the ATM header generating unit 52, and outputs 53 byte ATM cell as completed as shown in Figure 4 to the ATM network. At this time, the ATM cell consists of 5 byte ATM header and 48 byte CPS-PDU (protocol data unit), and the CPS-PDU payload signifies the CPS packet as shown in Figure
3.

20 Accordingly, in the present invention, a plurality of time slots are multiplexed with a single ATM buffer and the output of the multiplexed ATM buffer is combined with the ATM header, resulting in that a plurality of time slots can be multiplexed in a single VPI/VCI.

Subs all
25 The time period taken for outputting of the ATM cell from the transmitting buffer 53 is determined by the timer 60. That is, the transmitting buffer 53 is

Subs
Cott all

triggered by a time-out signal outputted from the timer 60. Thus, unless the 48 byte data is wholly received from the ATM buffer unit 50 for a predetermined time, the transmitting buffer 53 sets the data that are yet to be received as '0' and completes 53 byte ATM cell. Therefore, in the present invention, it is not
5 necessary to wait until 53 byte data is wholly received as in the present invention, so that transmission delay of the ATM cell is prevented.

Figure 5 is a schematic block diagram of an ATM cell receiving device of the ATM switching system using an AAL2 in accordance with the present invention.

As shown in the drawing, an ATM cell receiving device of an ATM
10 switching system of the present invention includes a controlling unit 100 for outputting a control data when a call is connected and released; an ATM cell receiving unit 200 for extracting a CPS (Common Part Sublayer) from the received ATM cell; a packet processing unit 300 for converting header information of the CPS packet extracted from the ATM cell receiving unit 200 into a time slot number
15 and storing a payload of the CPS packet according to the converted time slot number; and a time slot output unit 400 for demultiplexing the CPS packet payload outputted from the packet processing unit 300 to a plurality of time slots and outputting them.

The ATM cell receiving unit 200 includes a receiving buffer 201 for storing
20 an ATM cell received through the ATM network, a cell segmenting unit 202 for segmenting VPI/VCI information and the CPS packet from the ATM cell stored in the receiving buffer 201, a first CAM 203 for outputting an ATM buffer number (ATM ID) corresponding to the input VPI/VCI outputted from the cell segmenting unit 202, and an ATM buffer unit 204 having a small capacity of ATM buffer (ATM
25 buffer 0 ~ ATM buffer N), for storing the CPS packet outputted from the cell

segmenting unit 202 according to the ATM ID.

The packet processing unit 300 includes a second CAM 301 for outputting a time slot number upon receipt of the ATM ID from the ATM buffer unit 204, and a CPS packet buffer unit 302 for storing a CPS packet payload outputted from the ATM buffer unit 204 according to the time slot number outputted from the second CAM 301.

The time slot output unit 400 includes a demultiplexer (DEMUX) 401 for receiving the CPS packet payload from the CPS packet buffer unit 302 and demultiplexing it to a plurality of time slots; an output buffer unit 402 having 'N' number of small capacity of buffers (buffer 0 ~ buffer N-1), for storing the time slot data outputted from the demultiplexer; and a time switch 403 for switching the plurality of time slots stored in the output buffer unit 402 at 64Kbps.

The operation of the ATM cell receiving device of an ATM switching system constructed as described above will now be explained with reference to the accompanying drawings.

The present invention has a structure to be advantageously used to convert one ATM cell as received to a plurality of 64Kbps time slots by using an AAL2 protocol.

Generally, in case of the AAL2 protocol, a transmitted ATM cell has a random VPI/VCI, and typically, a plurality of time slots are multiplexed in one VPI/VCI.

Sub 10 First, the receiving buffer 201 stores an ATM cell transmitted through the ATM network. The received one ATM cell includes 5 byte ATM cell header and a 48 byte CPS-PDU (Protocol Data Unit). The CPS-PDU includes a start field and a CPS-PDU payload. The start field includes an offset field (OSF), a sequence

number (SN) and a parity (P).

When the 53 byte ATM cell is wholly stored in the receiving buffer 201, the cell segmenting unit 202 reads the ATM cell, extracts the VPI/VCI of the ATM cell header and the CPS-PDU payload, and outputs the VPI/VCI to the first CAM 203.

5 The first CAM 203 stores the VPI/VCI and the ATM buffer number (ATM ID) outputted from the controlling unit 100 in a look-up table when a call is connected. When the VPI/VCI is inputted, the first CAM 203 outputs an ATM ID matching with the input VPI/VCI to the cell segmenting unit 202.

10 Then, the cell segmenting unit 202 stores a CPS-PDU payload (CPS packet) in the ATM buffer unit 204 according to the inputted ATM buffer number (ATM ID). At this time, the cell segmenting unit 202 checks an HEC (Header Error Correction) field of the CPS packet header and stores only normal CPS packets in the ATM buffer unit 204.

15 Accordingly, the CPS-PDU payload becomes the CPS packet as shown in Figure 6.

Namely, as shown in Figure 6, the CPS-PDU payload, that is, the CPS packet, includes a CPS-packet header and a CPS packet payload. The CPS-packet header includes a CID field, an LI field, a UUI field and an HEC field.

20 Accordingly, since the CID field is 8 bit, one virtual channel is able to hold 256 CIDs. Especially, a CPS packet having 256 CIDs can exist in one ATM cell.

When the CPS packet is wholly completed, the ATM buffer 204 reads the CID from the CPS packet and outputs the CID together with the ATM ID to the second CAM 301.

25 The first CAM 203 stores the ATM ID/CID and the time slot number provided from the controlling unit 100 in a look-up table form when a call is

connected. When the ATM ID/CID is inputted from the ATM buffer unit 204, the second CAM 301 outputs a time slot number matching with the input ATM ID/CID to the CPS packet buffer unit 302, and the ATM buffer unit 204 stores the CPS packet payload in the CPS packet buffer unit 302 according to the time slot number outputted from the second CAM 301.

Accordingly, when there are effective CPS packet payload in the CPS packet buffer unit 302, the demultiplexer 401 sequentially stores the CPS packet payloads in the buffers (buffer 0 ~ buffer 1023) of the output buffer unit 402 according to the corresponding time slot number, and the stored 1024 time slot data are outputted through the time switch 403.

In the above descriptions of the present invention, though 1024 number of time slots are taken as an example, various capacity of time slots can be accommodated according to a system specification.

As so far described, according to the ATM cell transmitting device of the present invention, a plurality of time slots can be multiplexed in a single ATM cell. Especially, by multiplexing the plurality of time slots in a single random VPI/VCI, bandwidth efficiency of the ATM network can be heightened.

In addition, in case that the 53 byte ATM cell are not wholly received for a predetermined time, the ATM cell is formed only with the received data to be outputted, so that transmission delay of the ATM CELL can be prevented.

Meanwhile, according to the ATM cell receiving device of the present invention, the bandwidth efficiency can be heightened by holding the plurality of channel (time slot) data in a single ATM cell by using the AAL2 protocol.

In addition, according to the ATM cell receiving device of the present invention, a plurality of ATM cell having a random VPI/VCI can be converted into

time slots, so that a CPS packet having different channel identifiers (CIDs) can be easily demultiplexed to a plurality of time slots.

As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the meets and bounds of the claims, or equivalence of such meets and bounds are therefore intended to be embraced by the appended claims.

009327 42600